


MODULE III

COMBINATIONAL LOGIC AND CIRCUITS

1. Half adder


A	B	S	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Circuit


$$S = \bar{A}B + A\bar{B} = A \oplus B$$

$$Carry = AB$$



2. Full adder

A	B	Carry	S	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = A\bar{B}C_{in} + A\bar{B}\bar{C}_{in} + AB\bar{C}_{in} + AB\bar{C}_{in}$$

$$= A \oplus B \oplus C_{in}$$


$$C = \bar{A}B C_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$= C_{in}(\bar{A}B + A\bar{B}) + AB(\bar{C}_{in} + C_{in})$$


$$= C_{in}(\bar{A}B + AB) + AB$$

$$= C_{in}(A \oplus B) + AB$$


Implement full adder using two half adder and an OR gate




3. Parallel Binary Adder / Parallel Full Adder / Triple carry adder





4 bit parallel binary adder





6 bit parallel Adder using two 4 bit parallel Adder



Ripple Carry Adder


A parallel adder in which the carry out of each full adder is the carry in to the next most significant full adder is called a ripple carry adder. Sum and output carry of any stage cannot be produced until the input carry occurs. This causes a time delay in addition process. The greater the no. of bits, the more a ripple carry adder must add, the greater the time required for it perform a valid addition.

Look ahead Principle

The solution for reducing the carry propagation delay time is to use the principle look ahead carry adder to speed up the addition process by eliminating this ripple carry delay.

It examines all the i/p bits simultaneously and also generates the carry bits for all the stages simultaneously. The method of speeding up the addition process is based on two additional functions of the full adder called carry generate (G_i) and carry propagate (P_i) functions.

Four bit look ahead carry Adder / Generator



$$\begin{array}{r}
 A_3 A_2 A_1 A_0 \\
 B_3 B_2 B_1 B_0 \\
 \hline
 C_4 S_3 S_2 S_1 S_0
 \end{array}$$

$$\begin{aligned}
 P_i &= A_i \oplus B_i \\
 G_i &= A_i B_i \\
 S_{i+1} &= P_i \oplus C_i \\
 C_{i+1} &= P_i C_i + G_i = G_i + P_i C_i
 \end{aligned}$$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_{11} + P_1 C_1$$

$$\begin{aligned}
 &= G_{11} + P_1 (G_0 + P_0 C_0) \\
 &= G_{11} + P_1 G_0 + P_1 P_0 C_0
 \end{aligned}$$

$$C_3 = G_{12} + P_2 C_2$$



$$= G_{12} + P_2 (G_{11} + P_1 G_0 + P_1 P_0 C_0)$$

$$= G_{12} + P_2 G_{11} + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_{13} + P_3 C_3$$

$$= G_{13} + P_3 (G_{12} + P_2 G_{11} + P_2 P_1 G_0 + P_2 P_1 P_0 C_0)$$

$$= G_{13} + P_3 G_{12} + P_3 P_2 G_{11} + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$



$$\begin{array}{r}
 A_3 A_2 A_1 A_0 + \\
 B_3 B_2 B_1 B_0 \\
 \hline
 C_4 S_3 S_2 S_1 S_0
 \end{array}$$


16 MSB

o/p 15B


Code Converter

Binary to Grey conversion

1. 0010



2. 0011



Design

1. Implement a bit binary to grey code converter.

i/p Binary

B₃ B₂ B₁ B₀

0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1


o/p Grey

G₃ G₂ G₁ G₀

0	0	0	0
0	0	0	0
0	0	0	1
0	0	1	1
0	0	1	1
0	1	1	0
0	1	1	0
0	1	1	1


0
1
2
3
4
5
6

1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0



G₃ = B₃


G₂




$G_2 = B_2 \oplus B_3$

$G_1 = B_1 \oplus B_2$
 $G_0 = B_0 \oplus B_1$

G₁



$G_1 = B_1 \oplus B_2$



2. Design and implement 4 bit Gray to binary code converter.

Gray to Binary

1. 0010

2. 1111


Gray to

Gray 0 0 1 0

Binary 0 0 1 1

Gray 1 1 1 1


Binary 1 0 1 0



B_{CD} Adder

Decimal	Binary sum $k \ x_8 \ x_4 \ x_2 \ x_1$	B _{CD} sum $C \ s_8 \ s_4 \ s_2 \ s_1$
0	0 0 0 0 0	0 0 0 0 0
1	0 0 0 0 1	0 0 0 0 1
2	0 0 0 1 0	0 0 0 1 0
3	0 0 0 1 1	0 0 0 1 1
4	0 0 1 0 0	0 0 1 0 0
5	0 0 1 0 1	0 0 1 0 1
6	0 0 1 1 0	0 0 1 1 0
7	0 0 1 1 1	0 0 1 1 1
8	0 1 0 0 0	0 1 0 0 0
9	0 1 0 0 1	0 1 0 0 1
10	0 1 0 1 0	1 0 0 0 0
11	0 1 0 1 1	1 0 0 0 1
12	0 1 1 0 0	1 0 0 1 0
13	0 1 1 0 1	1 0 0 1 1
14	0 1 1 1 0	0 0 1 0 0
15	0 1 1 1 1	0 0 1 0 1
16	1 0 0 0 0	1 0 1 0 1
17	1 0 0 0 1	1 0 1 1 1
18	1 0 0 1 0	1 1 0 0 0
19	1 0 0 1 1	1 1 0 0 1

$$C = k + x_8 x_4 + x_8 x_2$$




Multiplexer (Data selector)

A digital multiplexer is a combinational circuit that select binary information from one of many i/p lines & direct it to a single o/p line. selection of a particular i/p line is controlled by a set of selection lines.

i/p lines selection lines output

2^n n 1


4:1 MUX




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

0111
 $\bar{S}_1 S_0 \bar{S}_1$
 $1.0. \bar{S}_1$
 $+ I_1$
 0010
 $\bar{S}_1 S_0 \bar{S}_0$
 $1.1. \bar{S}_0$
 $+ I_0$





T	S_1	S_0	y
0	X	X	I_0
1	0	0	I_1
1	0	1	I_2
1	1	0	I_3


⇒ Implementation of 8:1 MUX using two 4:1 MUX

Enable lines
 Active high
 1 → output
 0 → 0/p0
 0 → 0/p0
 0 → 0/p0

Active low
 0 → output
 1 → not work
 not work 1 & 0

8:1 MUX

S_2	S_1	S_0	y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7



Applications of MUX

1. Connecting two or more sources to a single destination.
2. Constructing a common bus system.
3. Implementing any Boolean function.

Implementing Boolean function using MUX

If we have a Boolean expression of $n+1$ variables, we take n of these variables and connect them to the select lines of a multiplexer.

The remaining single variable of the function is used for the i/p's of the multiplexer.

If A is this single variable, then the i/p's of the multiplexer are chosen to be either A or \bar{A} or 0 or 1.

Any function of $n+1$ variable can be implemented with $2^n : 1$ MUX

⇒ Implement $F(A, B, C) = \Sigma(1, 3, 5, 6)$ using multiplexer.

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

$$\text{Number of variable} = 3 = n+1$$


$$\therefore n = 2 \text{ (No. of selection line)}$$

\therefore we have to use 4:1 MUX

Select line - B, C

	I_0	I_1	I_2	I_3
\bar{A}	0	①	2	③
A	4	⑤	⑥	7
	0	1	A	\bar{A}

000
001
010
011
100



4B

⇒ Implement full adder using multiplexer

$$S(A, B, cin) = \sum (1, 2, 4, 7)$$

$$Car(A, B, cin) = \sum (3, 5, 6, 7)$$

No. of variables = $3 = n + 1$


No. of select lines = 2

∴ we have to use 4:1 MUX

select lines are B, cin

S	I_0	I_1	I_2	I_3
\bar{A}	0	①	②	3
A	④	5	6	⑦

Car	I_0	I_1	I_2	I_3
\bar{A}	0	1	2	③
A	4	⑤	⑥	⑦



⇒ ^{HND} Implement $F(A, B, C, D) = \sum (0, 1, 3, 4, 8, 9, 15)$ using Multiplexer


No. of variables = $n + 1 = 4$

No. of select variables = 3

∴ 8:1 MUX (8:1 MUX)

	S_0	T_1	T_2	T_3	T_4	T_5	T_6	T_7
A	0	1	2	3	4	5	6	7
\bar{A}	8	9	10	11	12	13	14	15

1 1 0 \bar{A} \bar{A} 0 0 0 \bar{A}




0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

De-Multiplexer (Data distributor)

inp line	select line	o/p line
1	n	2^n

Ex $n=2$

1:4 DEMUX



enable line o/p = 1

S_1	S_0	D_0	D_1	D_2	D_3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

$$D_0 = \bar{S}_1 \bar{S}_0 D$$

$$D_1 = \bar{S}_1 S_0 D$$

$$D_2 = S_1 \bar{S}_0 D$$


$$D_3 = S_1 S_0 D$$

$$D_0 = \bar{S}_1 \bar{S}_0 D$$

$$D_1 = \bar{S}_1 S_0 D$$

$$D_2 = S_1 \bar{S}_0 D$$


$$D_3 = S_1 S_0 D$$



Encoder and Decoder Circuits

An encoder has 2^n or less input lines and n output lines. The 0 th line generates the binary code for 2^n input variables.

Encoder



Octal to Binary Encoder

8 x 3 encoder
3 x 8 decoder

Hexadecimal to Binary


16 x 4 encoder
4 x 16 decoder

Decimal to BCD Encoder

10 x 4 encoder
4 x 10 decoder

$n \times n$ - input
 2^n output
 $n \times 2^n$ decoder
 n to 2^n decoder
 $m \times 2^n$

Octal to Binary




00	01	02	03	04	05	06	07	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
00	00	01	00	00	00	00	00	100	0	0
00	00	00	01	00	00	00	00	101	1	0
00	00	00	00	01	00	00	00	110	1	1
00	00	00	00	00	01	00	00	111	1	1

$$x = 04 + 05 + 06 + 07$$

$$y = 02 + 03 + 06 + 07$$

$$z = 01 + 03 + 05 + 07$$




Decoder

It is a combinational circuit that converts binary information from n bits into a maximum of 2^n unique outputs. The purpose of a decoder is to generate 2^n or less minterms for n variables.

x	y	z	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$D_0 = \bar{x}\bar{y}\bar{z}$
 $D_1 = \bar{x}\bar{y}z$
 $D_2 = \bar{x}y\bar{z}$
 $D_3 = \bar{x}yz$
 $D_4 = x\bar{y}\bar{z}$
 $D_5 = x\bar{y}z$
 $D_6 = xy\bar{z}$
 $D_7 = xyz$




⇒ Implement full adder using decoder.

$$S(A, B, C_{in}) = \sum (1, 2, 4, 7)$$

$$C_{out}(A, B, C_{in}) = \sum (3, 5, 6, 7)$$

NO. of variable = 3
3 x 8 decoder.



XOR and Equivalence function

$$x \oplus y = x'y + xy'$$

$$x \odot y = x'y + x'y'$$

An 'n' variable XOR expression =

Boclean function with $\frac{2^n}{2}$ minterms whose equivalent binary numbers have an odd number of ones

$$x \oplus y = 01 + 10 = \underline{\underline{\bar{x}y + x\bar{y}}}$$

00
01
10
11


$$x \oplus y \oplus z = \sum (1, 2, 4, 7)$$

An 'n' variable ^{XNOR} equivalence expression =

Boclean function with $\frac{2^n}{2}$ minterms whose equivalent binary numbers have an even number of ones

When the number of variables in a function is odd the minterms with even number of zeros are same as minterms with odd number of ones. XOR expression and equivalence expressions are equal when both have same odd number of variables.


$$x \oplus y \oplus z = x \odot y \odot z$$



000
000
011

When the minterms of a function with an odd number of variables have an even number of ones or an odd number of zeros then the function can be expressed as the complement of either XOR or equivalence expression.

$$f(x, y, z) = (x \oplus y \oplus z)'$$



000
000
110


$$\Rightarrow (A \oplus B \oplus C)' = A \oplus B \oplus C$$

$$(A \odot B \odot C)' = A \odot B \oplus C$$

Application of XOR and XNOR

1. Parity Generator and Parity Checker

1. A parity bit is a scheme for detecting errors during the transmission of binary information.
2. A parity bit is an extra bit included with a binary message to make the number of ones either odd or even.





3. The message including the parity bit is transmitted and checked at the receiving end for error. An error is detected if the checked parity does not correspond to the one transmitted.
4. The circuit that generates the parity bit is in the transmitter is called parity generator and the circuit that checks the parity bit in the receiver is called parity checker.

⇒ Design a Parity generator and a checker when a 3 bit message to be transmitted with an odd parity bit

Parity generator

i/p 3bit message	x y z	o/p - parity bit (odd parity)	P
0 0 0	0 0 0	1	1
0 0 1	0 0 1	0	0
0 1 0	0 1 0	0	0
0 1 1	0 1 1	1	1
1 0 0	1 0 0	0	0
1 0 1	1 0 1	1	1
1 1 0	1 1 0	1	1
1 1 1	1 1 1	0	0




four bit odd parity checker

i/p	x y z P	o/p (if error = 1 no error = 0)	C
0 0 0 0	0 0 0 0	1	0
0 0 0 1	0 0 0 1	0	1
0 0 1 0	0 0 1 0	0	1
0 0 1 1	0 0 1 1	1	0
0 1 0 0	0 1 0 0	1	0
0 1 0 1	0 1 0 1	0	1
0 1 1 0	0 1 1 0	0	1
0 1 1 1	0 1 1 1	1	0
1 0 0 0	1 0 0 0	0	1
1 0 0 1	1 0 0 1	1	0
1 0 1 0	1 0 1 0	1	0
1 0 1 1	1 0 1 1	0	1
1 1 0 0	1 1 0 0	0	1
1 1 0 1	1 1 0 1	1	0
1 1 1 0	1 1 1 0	1	0
1 1 1 1	1 1 1 1	0	1

	xy		xp		
1	0	0	1	0	2
0	1	1	0	1	6
1	0	0	1	0	14
0	1	1	0	1	10
0	0	1	0	0	8
0	1	0	1	1	12
0	0	0	1	0	13
0	1	0	0	0	9
0	0	1	1	1	11
0	0	0	0	0	15


$$C = x \odot y \oplus x \oplus P$$



\Rightarrow Implement the function $F = A \oplus B \oplus C \oplus D$
 using multiplexers and using decoder.

$$F = \sum (1, 2, 4, 7, 8, 11, 13, 14)$$

Magnitude Comparator




Two bit Magnitude Comparator


	A ₁ A ₀	B ₁ B ₀	E (A=B)	G (A>B)	L (A<B)
00	00	00	1	0	0
00	00	01	0	0	1
00	00	10	0	1	0
00	00	11	0	1	1
00	01	00	0	0	1
00	01	01	0	1	0
00	01	10	0	1	1
00	01	11	0	1	1
00	10	00	0	1	0
00	10	01	0	1	1
00	10	10	0	1	0
00	10	11	0	1	1
00	11	00	0	1	1
00	11	01	0	1	0
00	11	10	0	1	0
00	11	11	0	1	1
01	00	00	0	0	1
01	00	01	0	1	0
01	00	10	0	1	1
01	00	11	0	1	1
01	01	00	0	1	0
01	01	01	0	1	1
01	01	10	0	1	0
01	01	11	0	1	1
01	10	00	0	1	0
01	10	01	0	1	1
01	10	10	0	1	0
01	10	11	0	1	1
01	11	00	0	1	1
01	11	01	0	1	0
01	11	10	0	1	0
01	11	11	0	1	1
01	11	11	0	1	1
10	00	00	0	1	0
10	00	01	0	1	1
10	00	10	0	1	0
10	00	11	0	1	1
10	01	00	0	1	0
10	01	01	0	1	1
10	01	10	0	1	0
10	01	11	0	1	1
10	10	00	0	1	0
10	10	01	0	1	1
10	10	10	0	1	0
10	10	11	0	1	1
10	11	00	0	1	1
10	11	01	0	1	0
10	11	10	0	1	0
10	11	11	0	1	1
10	11	11	0	1	1
11	00	00	0	1	0
11	00	01	0	1	1
11	00	10	0	1	0
11	00	11	0	1	1
11	01	00	0	1	0
11	01	01	0	1	1
11	01	10	0	1	0
11	01	11	0	1	1
11	10	00	0	1	0
11	10	01	0	1	1
11	10	10	0	1	0
11	10	11	0	1	1
11	11	00	0	1	1
11	11	01	0	1	0
11	11	10	0	1	0
11	11	11	0	1	1
11	11	11	0	1	1

Refer Subtractor

AND (1-1)
~~OR (1-1)~~
~~XOR (1-1)~~



$$E = A_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 B_1 B_0 + A_1 A_0 B_1 \bar{B}_0$$



$$E(A=B) = (A_2 \oplus B_2) (A_1 \oplus B_1) (A_0 \oplus B_0)$$

$A_2 A_1 A_0$
 $B_2 B_1 B_0$